module top(clock,rst,dig[2:0],seg[7:0]);
input clock,rst;
output [2:0] dig;
output [7:0] seg;
wire clk_out;
div u1(clock,rst,clk_out);
smg u2(clk_out,dig[2:0],seg[7:0]);
endmodule